Low Power FGSRAM Cell Using Sleepy and LECTOR Technique
نویسندگان
چکیده
In this paper floating gate MOS (FGMOS) along with sleep transistor technique and leakage control transistor (LECTOR) technique has been used to design low power SRAM cell. Detailed investigation on operation, analysis and result comparison of conventional 6T, FGSRAM, FGSLEEPY, FGLECTOR and FGSLEEPY LECTOR has been done. All the simulations are done in Cadence Virtuoso environment on 45 nm standard CMOS technology with 1 V power supply voltage. Simulation results show that FGSLEEPY LECTOR SRAM cell consumes very low power and achieves high stability compared to conventional FGSRAM Cell.
منابع مشابه
Design of Leakage Power Reduced Static RAM using LECTOR
The scaling down of technology in CMOS circuits, results in the down scaling of threshold voltage thereby increasing the sub-threshold leakage current. LECTOR is a technique for designing CMOS circuits in order to reduce the leakage current without affecting the dynamic power dissipation, which made LECTOR a better technique in leakage power reduction when compared to all other existing leakage...
متن کاملImplementation and Analysis of SC-LECTOR CMOS Circuit Using Cadence Tool
In deep submicron technologies, leakage power becomes a key for a low power design due to its ever increasing proportion in chip’s total power consumption. We propose a technique called SC-LECTOR which combines leakage control techniques applied at different abstraction levels of the CMOS design. SCCMOS scheme is preferable and applied at block level since it offers better leakage savings when ...
متن کاملAnalysis and Design of Low Power Flip-Flop Based on Sleepy Stack Approach
Low power is an important principal theme in today’s electronics industry. So this Low Power Pulse Triggered Flip Flop reviews various methodologies for designing low power circuits and systems. It describes the many issues facing designers at architectural, logic, circuit and device levels and presents some of the techniques that have been proposed to overcome these difficulties. This paper co...
متن کاملLow Leakage Multi Threshold Level Shifter Design using Sleepy Keeper
In this paper, a low leakage multi Vth level shifter is designed for robust voltage shifting from sub threshold to above threshold domain using MTCMOS technique and sleepy keeper. Multi Threshold CMOS is an effective circuit level technique that improves the performance and design by utilizing both low and high threshold voltage transistors. Power dissipation has become an overriding concern fo...
متن کاملDesign of Low Power Level-Converting Retention Flip-Flop using LSSR technique for Zigbee SoCs
In this paper, we propose the design of low power level-converting retention flip-flop (RFF)using LSSR technique for Zigbee System-onchips (SoCs).The proposed retention flip-flop allows the voltage regulator which generates the core supply voltage (VDD, core) is turned off during the standby mode and thus reduces the standby power and dc current of the Zigbee SoCs. This method is the combinatio...
متن کامل